








5V to 3V3 and 1V1












Set RP to DBG/PRG mode



























Delay for TXU's to stay High imp while RP boots




Input Voltage Reference 5V, 3V3, 2V5, 1V8






Level Translators Inputs




MCU RP2354B




Keeping mem oe pin high













Debug port



For ease of access to short



Memory 64Mbit x 4



Suppress transmission line reflection

